SpinalDoc-RTD/SpinalHDL/Libraries/Misc/PLIC/plic_mapper — Chinese (Simplified) @ Hosted Weblate: ``(bus: BusSlaveFactory, mapping: PlicMapping)(gateways : Seq[PlicGateway], targets : Seq[PlicTarget])``

This project is in a trial period, be cautious while contributing. Setup can still change before being approved as a libre project.

English

Chinese (Simplified)

Needs editing

Only reviewers can change approved strings, please add a suggestion if you think the string should be changed.

Skip

	English	Chinese (Simplified)	Actions
	Plic Mapper	Plic映射器
	The PLIC Mapper defines the register generation and access for a PLIC (Platform Level Interrupt Controller.	PLIC映射器定义了PLIC（平台级中断控制器）的寄存器生成和访问。
	``PlicMapper.apply``	``PlicMapper.apply``
	``(bus: BusSlaveFactory, mapping: PlicMapping)(gateways : Seq[PlicGateway], targets : Seq[PlicTarget])``	``(bus: BusSlaveFactory, mapping: PlicMapping)(gateways : Seq[PlicGateway], targets : Seq[PlicTarget])``
	args for PlicMapper:	PlicMapper的参数：
	bus: bus to which this ctrl is attached	bus：连接此控制器的总线
	mapping: a mapping configuration (see above)	mapping：一个映射配置（见上文）
	gateways: a sequence of PlicGateway (interrupt sources) to generate the bus access control	gateways：用于生成总线访问控制的PlicGateway（中断源）序列
	targets: the sequence of PlicTarget (eg. multiple cores) to generate the bus access control	targets：生成总线访问控制的PlicTarget序列（如：多核）