SpinalDoc-RTD/SpinalHDL/Getting Started/Help for VHDL people/vhdl_perspective — Chinese (Simplified) @ Hosted Weblate: SpinalHDL

This project is in a trial period, be cautious while contributing. Setup can still change before being approved as a libre project.

English

Chinese (Simplified)

Needs editing

Only reviewers can change approved strings, please add a suggestion if you think the string should be changed.

Skip

	English	Chinese (Simplified)	Actions
	Here is an example of a component which has 3 inputs (``a``, ``b``, ``c``) and an output (``result``). This component also has an ``offset`` construction parameter (like a VHDL generic).	这是一个具有 3 个输入（``a``、``b``、``c``）和一个输出（``result``）的组件。该组件还有一个 ``offset`` 构造参数（类似于 VHDL generic）。
	Then to instantiate that component, you don't need to bind it:	然后实例化该组件，您不需要绑定它：
	Data types	数据类型
	SpinalHDL data types are similar to the VHDL ones:	SpinalHDL 与 VHDL 相似的数据类型：
	VHDL	VHDL
	SpinalHDL	SpinalHDL
	std_logic	std_logic
	Bool	Bool
	std_logic_vector	std_logic_vector
	Bits	位
	unsigned	unsigned